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[571 ABSTRACT 
Method and apparatus for producing a phase- 
modulated waveform having a high degree of linearity 
between the modulating signal and the phase of the 
modulated carrier signal. Two signals representing fi- 
nite odd and even power series transformations of the 
modulating signal are produced and multiplied with 
two quadrature components of the input carrier signal, 
respectively. One of the multiplied signals is subtracted 
from the other and the resulting signal is hard-limited 
to produce a phase-modulated output signal. The 
means for producing the two signals representing the 
odd and even power series of the modulating signal 
includes means for varying the coefficients of the two 
power series. By means of an existing computer pro- 
gram, the coefficients of the two power series are se- 
lected such that there is an extremely high degree of 
linearity between the modulating signal and the phase 
of the modulated carrier signal. 
6 Claims, 6 Drawing Figures 
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DETAILED DESCRIPTION OF THE INVENTION 
An ideal PM waveform may be expressed as 
PHASE MODULATING WITH ODD AND EVEN 
FINITE POWER SERIES OF A MODULATING 
SIGNAL 
ORIGIN OF THE INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract and is sub- 
ject to the provisions of Section 305 of the Nati.ona1 
Aeronautics and Space Act of 1958, Public Law 10 
85-568 (72 Stat. 435; 42 USC 2457). 
5 e ( r ) = R . { A e j [ o r + Y ( r ) ] }  ( 1 )  
where A iS the Carrier amplitude, 0 the Carrier radian 
and v(t) *e function. 
Equation ( l )  can be written as either 
e ( r )  = A cos a r cos Y(r)-A sin 01 sin Y(r )  ( 2 )  
BACKGROUND OF THE INVENTION or 
This invention relates generally to modulators and 
more specifically concerns a method and apparatus for 15 
phase-modulating a carrier signal with a high degree of 
linearity between the modulating input signal and the 
phase of the output carrier signal. 
A previous technique for phase-modulating a carrier 
signal was to generate signals representing sine and 
cosine waves of the modulating signal and multiply 
these signals with two quadrature components of the 
carrier wave. The resulting two signals were subtracted 
to produce a carrier wave output signal that has a phase 
angle which is linear with respect to the modulating 
signal. An example of this technique is disclosed in U.S. 
Pat. No. 2,635,226. A disadvantage of this technique is 
that in the present state of the development of sine and 
cosine modules, they are basically two-quadrant de- 
, vices. Hence, a phase modulator built in accordance 
with this prior art technique is limited to plus or minus 
90" deviation. It is therefore an object of this invention 
to provide a phase modulating technique that is not 
limited to plus or minus 90" deviation. It is a further 
object of this invention to provide a phase modulating 
technique in which the linearity between the modulat- 
ing signal and the difference in phase between the input 
carrier signal and the output modulated carrier signal is 
greatly improved. 
SUMMARY OF THE INVENTION 
In the present invention, signals representing finite 
odd and even power series of the input modulating 
signal are generated. These two power series signals are 
multiplied by two quadrature components of the input 
carrier signal, respectively. One of the multiplied sig- 
nals is subtracted from the other and the resulting sig- 
nal is hard-limited to produce a phase-modulated out- 
put signal. The means for generating the two power 
series signals contains means for varying the individual 
coefficients in the power series. A computer program is 
used to select the values of the individual coefficients in 
the two power series so that the linearity between the 
input signal and the phase of the output signal is maxi- 
mized. Consequently, the present technique permits 
realization of a phase modulator that is not limited to 
plus or, minus 90" deviation and that exhibits an ex- 
Literal implementation of equation (2) would re- 
25 quire nonlinear processors Which transform v( t) to sin 
P( t )  and cos P(f). While sine and cosine modules are 
available, they are two-quadrant devices, and their 
applicability are limited to phase deviations not ex- 
ceeding i-( d 2 ) .  In lieu of direct sine and cosine trans- 
30 formations, the synthesis of sine and cosine functions 
from infinite power series of Y(t) is theoretically possi- 
ble. This alternative is not appealing; however, it does 
suggest a third possibility: approximation of the infinite 
series with a practically finite number of nonlinear 
35 terms. For a finite number of terms n, equation (3) can 
be expressed as 
5 5  
kemely linear relationship between the modulating 
input signal and the phase of the carrier output signal. 60 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a block diagram of the invention; 
FIG. 2 is a schematic drawing of the odd order and 
even order processor shown in FIG. 1; and 
FIGS. 3, 4, 5 and 6 are graphs for the purpose of 
selecting the coefficients in the odd and even power 
series to maximize the linearity of the phase-modulator. 
65 
and 
It will be shown that remarkable modulating linearity 
exists between +( t )  and U( t ) .  Furthermore, the opti- 
mum coefficients differ considerably from both those 
in equation (3) and those that would produce the best 
sine and cosine approximations. 
FIG. 1 is a block diagram of a phase modulator con- 
structed in accordance with equation (4). A carrier 
signal A cos or is applied to a quadrature hybrid 11 that 
produces two phase-quadrature components of the 
carrier signal, that is, quadrature hybrid 11 produces 
two outputs from the input carrier waves that are 90' 
3 
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mhtiplier Mz a n i  toan inpitbf each of the otheimulti- 
pliers. The input modulating signal is also applied 
through a variable resistor R1 to the input of a high gain 
amplifier Al having a feedback resistor R. The output 
of multiplier M, is inverted by an inverter Iz and applied 
through a variable resistor R, to the input of a high gain 
amplifier Az having a feedback resistor R. The output 
of multiplier M, is inverted by an inverter I, and applied 
through a variable r_esistor R, to the input of amplifier 
Al. The output of multiplier M4 is applied through a 
variable resistance R4 to the input of amplifier A2 and 
the output of multiplier M, is applied through a vari- 
able resistor R5 to the input of amplifier A,. This 
scheme continues until the output of multiplier M, is 
inverted by an inverter I, and applied through resistor 
R, to the input of amplifier Al. The block diagram in 
FIG. 2 covers only the case when n is odd and n-3 is 
divisible by 4. If n is odd and n-3 is not divisible by 
four, the last two outputs will not be inverted. When n 
is even and n-2 is divisible by four, the last output is 
inverted and the next to the last is not, and when n is 
even and n-2 is not divisible by four, the last output is 
not inverted and the next to the last is inverted. The 
signals applied through the resistance Rl is propor- 
tional to the first power of the modulating signal; the 
signal applied through resistor Rz is proportional to the 
negative of the secdnd power of the modulating signal; 
the signal applied through R3 is proportional to the 
out of phase. Commercial quadrature hybrids that will negative of the third power of the moddating signal, 
perform this function are readily available and hence etc. A constant voltage Vg is applied through a variable 
the details of quadrature hybrid 11 are not disclosed in resistor R, to the input of amplifier Az to provide the 
this specification. One of the quadrature components is constant term in equation (4). Hence, the coefficients 
applied to one of the inputs of a multiplier 12 and the 5 of each of the power series can be changed by changing 
other quadrature components is applied to one of the the resistances of R,, R1, R2, R3 . . . R,. 
inputs of a multiplier 13. The modulating input signal The signals V, and V, at the two outputs of the pro- 
o(t)  is applied to a processor 114 that consists of an cessor are: 
odd-order processor 115 and an even-order processor 
(7) 
(8 )  
16. Odd-order processor 115 produces a signal repre- I O  R R R R 
senting the odd-order power series in equation (4) and 
the even-order power series in equation (4). These 
v, = ir; $ ( I )  - V ( t )  +- GY1) . . I R; $ " ( I )  
R R R R even-order processor 16 produces a signal representing 
signals produced by processors 115 and 16 are applied 
to an input of multiplier 12 and an input of multiplier 1 5  
13, respectively. The difference between the output of 
multiplier 12 and multiplier 13 is obtained by a differ- 
ence circuit 17. This difference circuit is in effect a 
outputs of multipliers 12 and 13 and can also be an 20 
adding circuit provided the signs are taken care of 
V, = V8 - $ , ( r )  + $'(I) . . . - $"-'( t )  
Rn-1 
It can be readily seen that the signals represented by 
equations (7) and (8) simulate the odd and even power 
series in equation (4). If the value of resistances R, and 
means of combining the two vectors produced at the R1 are to make kO and kl to unity? then 
R ,  
Rt 
elsewhere in the circuitry. The output of difference k t = - ;  I =  2.3.4, . . . . , n 
circuit 17 is hard-limited by hard limiter 18 to remove 
residual amplitude modulation from signal appearing at 
the output of the difference circuit. Circuits for doing 25 Hence, the value of each ki can be changed by varying 
this are well known in the art and hence hard limiter 118 the corresponding resistor Ri. 
is not disclosed in detail in this specification. The Oui- The values of k2, k,. . . k, are selected to optimize the 
put of hard limiter 118 is the input carrier signal phase- linear relationship between the input modulating signal 
modulated by the input modulating signal. The linearity and the phase of the output carrier signal. k ,  and kl are 
of the modulation depends on the coefficients of the 30 each selected to be equal to one. For minimum means 
power series generated by odd-order processor 15 and squargerror minimization the mean square error func- 
and even-order processor 16. The linearity of the mod- tion, e' defined by 
ulation is maximized by selecting the values of the 
coefficients with the aid of an existing computer pro- 
gram. 35 2 = ~ m ( &  - $)* d$ ( 9 )  
The processor 14 in FIG. 1 is disclosed in detail in -$m 
FIG. 2. Multipliers Mz, M,, M4 . . . M, are cascaded 
with the output of each multiplier, except the last, is minimized simultaneously with respect to kz ,  k,, . . . 
applied to an input of the following multiplier. The , k,. Computer programs have been developed which 
input modulating signal is amlied to both the inputs of 40 minimize the integral expression in equation (9) by a 
numerical procedure related to the Newton-Raphson 
method generalized to an arbitrary number of indepen- 
dent variables. The Newton-Raphson method can be 
found on page 583 of Introduction to Numerical Analy- 
45 sis, F. B. Hildebrand, 2nd Edition, McGraw-Hill, 1974. 
The integrals themselves are evaluated numerically by 
means of Simpson's rule. 
FIGS. 3,4 ,5  and 6 show graphs of the values of k up 
to k5 taken from a computer program. For example, if 
50 n = 5, then all of these graphs are needed to select the 
values of k. That is, for a design maximum phase devia- 
tion of 3 (radians), k2 is selected from FIG. 3 as equal 
to approximately 0.445, k, is selected from FIG. 4 as 
equal to approximately 0.1 15, k4 is selected from FIG. 
55 5 as equal to approximately 0.017, and k5 is selected 
from FIG. 6 as equal to approximately 0.00 13. If the 
power series goes up to k4, then only FIGS. 3,4 and 5 
are needed to select k,, k, and k4, and if the power 
series goes up to k,, then only FIGS. 3 and 4 are needed 
The advantages of this invention are that it is opera- 
ble over more than * ( ~ / 2 )  radians phase deviation, it is 
inherently wide band with respect to carrier frequen- 
cies as it can operate over a decade carrier frequency 
65 range without adjustments, and it exhibits excellent 
modulating linearity. Circuit performance is both 
matheniaticalIy predictable and highly reproducible. 
. 
60 to select k2 and k,. 
What is claimed is: 
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1. A phase modplator for modulating a carrier input 
signal A cowt with a modulating input sighal V(t) 
comprising: 
means receiving said carrier input signal for produc- 
ing two quadrature components of said carrier 5 
input signal; 
second summing means for summing said modulating 
input signals and the outputs of the even-numbered 
ones of said multipliers with the output of the sec- 
ond and every other one inverted before it is 
summed. 
3. A phase modulator according to claim 2 wherein 
receiving said input for said means for changing the values of ki are variable 
generating a first defined by the finite power resistors included with said first and second summing series means. 
4. A phase modulator according to claim 1 including 
means for hard limiting the output of said subtracting 
means. 
5. A method for modulating a carrier input signal A 
coswt with a modulating input signal V ( t )  comprising 
producing first and second quadrature components 
ko-kzY2( t)+k4Y4(/)-. .-k,,-,Yn-'(t ) 10 
means receiving said modulating input signal for 
generating a second signal defined by the finite 
power series 
klY (t)-k3Y3( f)+k5Y5( I)--.. .-k.Y"( I )  
l 5  the steps of 
of saidcarrier input signal; a first for multiplying One Of said generating from said modulating input signal a first quadrature components with said first signal; 
a second multiplier means for multiplying the other 20 
of said quadrature components with said second 
signal: 
defined by the finite power series 
kO-kzY '( I )+k4Y4( f )-.. .-k.- ,Y "-I( I ); 
me& for subtracting the output of said second mul- 
tiplier from said first multiplier; and 
means included with said means for generating said 
first and second signals for changing the values of 
ki, i = 0,1,2, . . .,n, to obtain a linear relationship 
between said modulating input signal and the dif- 
ference in phase between said carrier signa€ and the 
output of said subtracting means. 
2. A phase modulator according to claim 1 wherein 
. said means for generating said first and second signals 
includes n-1 multipliers with a first input of all the 
multipliers and the second input of the first multiplier 
connected to receive said modulating input signal and 
with the second input of all multipliers other than the 
first connected to the output of the preceding multi- 
plier; 
a constant voltage; signal. 
a first summing means for summing said constant 6. A method for modulating a 'carrier input signal 
voltage and the outputs ofthe odd-numbered Ones 40 according to claim 5 inchdingthe step of selecting the 
of said multipliers with the outputs of the first and values of ki to maximize said linear relationship. 
every other one inverted before it is summed; and * * * * *  
25 
30 
35 
generating from said modulating input signal a second 
signal defined by the finite power series 
klY( t)-k,Y3( t)+k5Y5( 1)- ...- k.Y"( I ) ;  
multiplying said first quadrature component with said 
first signal to obtain a third signal; 
multiplying said second quadrature component with 
said second signal to obtain a fourth signal; 
subtracting said fourth signal from said third signal to 
obtain a fifth signal; and 
adjusting the values of ki, i = 0,1,2, . . . ,n, to obtain 
a linear relationship between the amplitude of said 
modulating input signal and the difference in phase 
between said carrier input signal and said fifth 
50 
60 
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